The constraint-based approach to timing-driven placement requires delay budgeting to define the delay upper bounds for nets. While most of the previous delay-budgeting works have been focused on optimizing combinational circuits, the work in [SI introduces sequential budgeting, which combines budgeting and retiming to o p t i e z e sequential circuits better. However, the formulation in [9] does not consider flip-flop (FF) minimization, which is important in practical applications. Here, we propose a new sequential budgeting algorithm. C-SBGT, that not only controls the FF count, but also can he solved more efficiently compared to [9]. Our formulation has fewer constraints than [9] and the procedure to realize retiming is also simpler. Our experiments show that our new min-area sequential budgeting algorithm produces a good trade-off between the area and budgeting optimization goals, as well as improving the timing of previous sequential budgeting method by 12%.
INrRODUCTION
Placement, an important step in VLSl design, affects greatly the speed and area of circuits. Timing-driven placement is a technique to improve a circuit's speed. Several approaches for timing-driven placement have been proposed, one of which involves net budgeting [5] [2] [9] . For an expected clock period defined by a user, budgeting. converts the path timing constraints into timing (or length) upper bounds for nets. Those upper bounds are then used to guide placement and routing. The net-lengths or delay upper bounds constitute delay budger.
Retiming is a procedure of relocating flip-flops (FFs) across the combinational blocks. It can be used to maximize the speed, or to minimize the chip area by reducing the total count of FFs or latches. Retiming was first proposed by Leiserson & Saxe [3] . It can be viewed as a procedure of assigning integer values to combinational blocks in a circuit. We can move FFs according to the values assigned to those blocks. The assignment of integer values implies that the smallest granularity of FF which can move is a single FF. Continuous version of retiming (C-retiming) has been described in 161. As with conventional retiming [3] , c-retiming also assigns values to the combinational blocks. The values can, however. be real numbers as opposed to integers in conventional retiming. To put it differently, c-retiming introduces fracrionol FFs. The cretiming algorithm is very fast compared to 131, because the effort required to generate constraints is much less and the number of constraints is greatly reduced. However, for the min-area optimization goal, c-retiming can not guarantee that the total FF number is the minimum.
Permission to make digital or hard copies of all or pan of this work for personal or clas~room use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full ita at ion on thc first page. To sequential circuits, it is usually assumed that FFs are at fixed positions, and they are treated like primary inputs (PIS) and outputs (POs). Sequential budgeting was first proposed in [9] , where the authors combine budgeting with retiming and demonstrate that results can be improved compared to a case with fixed FFs. They solve the optimization problem first and then realize retiming by moving FFs iteratively. However in [9] , they were unable to control the FF population during retiming. In practice, in FPGA and ASIC designs, reducing the number of FFs usually also improves the circuit speed and reduces the power consumption. In ASICs, reducing the number of FFs also reduces the chip area. Speed, area. and power are very important from a practical standpoint. In this paper, we propose a new formulation of the min-area sequential budgeting. We apply the idea of c-retiming and combine it with sequential budgeting for FF reduction. This is one of the main contributions of our paper. Our new sequential budgeting formulation is more efficient than that proposed in previous work 191, because we reduce the number of constraints. The new procedure of realizing retiming is also simpler than that proposed in [91. We no longer relocate FFs iteratively, but determine their positions directly. The retiming procedure also considers interconnect delays and allows for interconnect pipelining to further improve budgeting. In this paper we assume linear dependency between interconnect delay and its length. We demonstrate the effectiveness of our algorithm in an FPGA placement flow which uses a budgeting-aware placer. The results show that our new min-area sequential budgeting formulation produces a good trade-off between the area and budgeting optimization. We improve the circuit speeds by 12% compared to the previous sequential budgeting method [9] . This paper is organized as follows. In section 2 we explain the previous sequential budgeting algorithm. In section 3 we give a brief summary of c-retiming. Then, we show an interesting relationship between the simplified sequential budgeting formulation and c-retiming. At the same time, \i.e propose the min-area sequential budgeting. In section 4, we explain the weighting function we use in sequential budgeting and in our experiments. Section 5 shows the experimental results. Conclusions are given in section 6.
PREVIOUS WORK ON SEQUENTIAL BUDGETING
In [9] . we have extended the conventional delay budgeting into sequential budgeting by incorporating retiming. Our approach allows us to optimize the entire circuit instead of optimizing each combinational block individually. Incorporating retiming, the budgeting formulation has a larger solution space to explore and has more chances to obtain desired results. That formulation, T-SBGT, has two kinds of constraints. The first are the clock period constraints, which ensure that timing is satisfied; the second are budgeting constraints, which set the limits for budgeting optimizstion.
For the original circuit. we first create a constraint graph G. The edges in the graph represent the circuit source-sink, relations, and the nodes correspond to gates. In the formulation, x i represents the latest fan-in arrival time at a node i; 0, is a delay of a node i; and e . . is an edge from the node i to j . E is a set of all the edges in %. We also create a set PS of those PUFF-PO/FF pairs which are connected by a combinational path. If there is a combinational path from a primary input (PI) or FF i to a primary output (PO) or FF j, we include P . . into PS. Ti, is a delay of the edge e,,. max (P, .) represents the maximum combinational path delay between t i e nodes i and j . L . . is the budget lower bound on the edge e . . .
A user can assign the lower bound based on the results o r a placement run, or based on delay predictions. Lmax(Pij) denotes the longest path delay from i to j using L, . as the net delays, rather than T,, . Below we state this formufation:
Timing-aware Sequential Budgeting Formulation (T-SBGT)
191: Given the clock period P , a concave function C , and a timing constraint graph C(V,E):
In ( (EQ3) say that the budget assigned to a path from a PI or FF, i, to an FF o r PO, j . cannot be bigger than the delay of i and the longest path delay from i to j . (EQ4) and (EQ5) are the budgeting constraints. (EQ7) states the constraints for primary inputs and primary outputs. We call them peripheral constraints. (EQ4) and (EQ5) are the budgeling constraints. Since we do not constrain the values of Lij and allow those lower bounds to he bigger than the original edge delays. we need (EQ6) to make sure the longest path of edge-budget lower bounds is still smaller than the real longest path delay. Otherwise, the timing constraints in (EQ2) and (EQ3) would be violated.
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This simplified formulation still does not consider min-area budgeting. But, after introducing c-retiming, we will show an interesting relationship between S-SBGT and c-retiming. Then, we will explain how we consider the area minimization in the new formulation.
MIN-AREA SEQUENTIAL BUDGETING
In this section we will explain c-retiming and transform it into a new form, the arrival-time-based c-retiming (ACRet). We will show that ACRet and S-SBGT have similar constraints, and we can combine their objectives to obtain the min-area sequential budgeting formulation. FFs on the edge e(a,vJ after c-retiming. C-retiming minimizes the count of fractional FFs subject to a given clock period P using the following linear programming formulation:
Confiiiuous-refillling formulalion (C-reliming):
minimize:
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(EQ12) states that the amount of fractional FFs assigned to an edge multiplied by P minus the sink gate delay is the delay budget allocated to this edge. The purpose of (EQ12) is to enforce non-negative edge weight after c-retiming. These are the legitimizing constraints. Assume that the delay from a node . constraints in c-retiming are satisfied. To verify that the assigned clock period P is feasible, after solving the problem, we need Lo make sure (EQ13) is satisfied.
The number of constraints in c-retiming is equal to the number of edges in the timing graph. Those constraints can be derived by enumerating edges in the graph. This process is much simpler than that in d-retiming. where to generate clock period constraints we have to list all paths with delays larger than the clock period. Even with the pruning method as shown in [4] , cretiming is still more likely to be simpler.
Relationship between S-SBGT and Cretiming
W e can transform C-retiming formulation to an arrival-timebased c-retiming formulation (ACRet) using the variable transformation function xu = P. $ ( U ) . In this new formulation, we also take interconnect delay and FF delay into account and represent them using L; . and Dff. We rewrite the c-retiming formulation using arrivai-time-based variables in the following.
Arrival-lime-based c-retiming formulufion (ACRetJ:
(EQ 16) (EQ 17)
Comparing the constraints of S-SBGT with ACRet, we can see that they are the same, except we assign Lij as Tu" in (EQ16).
These variables represent latest fan-in arrival times. But, the objective functions are different. In Section 3.3, we will combine the objective functions of both formulations and share their constraints.
The lag function for ACRet is expressed by (EQIS):
I o v i s a PI or PL
Note that now ACRet considers edge delays and allows for interconnect pipelining. After retiming, for each gate U. we will transform xu again and obtain the new fanin arrival time, G(uJ, such that 0 < f l u ) < P. For each gate in the retimed circuit, we compute the new fanin arrival time using the function f l u ) = l x u -( r ( u ) . f l l . N o t e t h a t r ( u J i s o n e m i n u s the ceiling of ( x , ) / P , so we guarantee that 0 < 
Optimizing the budgeting
After solving the above optimization problem, in the second step of the c-retiming, we have a value s ( v j for each gate v . We calculate r f v l , the Inn i n d-retiminr using (E014). It revresents Having shown the relation between ACRet and S-SBGT . . Note that although the puthors of [6] prove that their formulation can find the minimum clock period, using cretiming for min-area retiming purpose is just a heuristic. They cannot establish a formal relation between c-retiming and the Leiserson&Saxe's [3] min-area formulation. Although it is a heuristic. the procedure is very fast. In some applications. cretiming is satisfactory when it is relatively unimportant whether we have the minimum F F number (e.g. i n FPGA (Delay budgeting g o a l ) q . ( M i n -a r e a goal) (EQ 19) 0 i s the area-weight. If p is larger, the optimization tries harder to reduce the FF count. The formulation using (EQ19) as the objective function and having constraints as in ACRet, will be called the continuous sequential budgeting formulation, C-SBGT. Note that in our implementation for C-SBGT, we also consider maximum-fanout FF sharing using the model in ~31. physical synthesis).
W e select the concave function C , in (EQ8) using (EQ20):
= a; los(e,,,) (EQ 20) a, is a weight of the edge e . ebgi means the budgeting for that edge. In the following section, we will explain how we sequential budgeting algorithm [9] and that the net Criticality weighting described in section 4 is effective. Experimental setups are explained in each subsection,
. .
route the circuits with larger channel width than required, so that the results will be controlled by placement. For timing determine those weights. The purpose of using logarithmic function is that we want to spread the budgets out evenly among all edges. If an edge is assigned a larger weight, the budget allocated to it should be larger. The formulation can be solved efficiently using piece-wise linear approximation as shown in 181. The dual of this formulation is a min-cost flow problem. One advantage of using the C-SBGT compared to T-SBGT 191, is that we can control the number of FFs. Also, the number of constraints in the new formulation is smaller, because we do not require path constraints (EQ2) and (EQ3). Additionally, we can realize the movement of FFs without iterations. In T-SBGT, we move FFs iteratively across the gates or interconnects 10 reduce the skew on each FF to be as close to 0 as possible. Sometimes this procedure takes a large number of steps. In C-SBGT the new position of FFs can be readily computed from the x and G variables of the source and sink of each edge e , and from &(e) as it was shown in section 3.2.
USING SEQUENTIAL BUDGETING TO
We can also use the new sequential budgeting formulation to derive net criticality. Net criticality is used to further improve the speed of a circuit. We derive net criticality using C-SBGT and setting B to 0 in the objective function (EQ19). In this way we consider only the budgeting optimization. As explained before, our objective function tries to spread out the budgets evenly for all edges. Since the delay budgets represent the delay upper bounds for the edges, if a budget of one edge is larger, this edge should be less critical than others. We can use the budgeting result to derive the criticality of the edges. Suppose that max-budget represents the maximum delay budget assigned for all edges. We can use the criticality function given in (EQ21). 21,0 ' 23,3 2066 14,9 ' 1483 ,7,3 1234 20,0
DERIVE NET CRITICALITY
In order to improve the timing result after placement, we assign smaller budeets for those nets with hieher criticalitv.
crit(e)-l =
budget( e) I . 5 x max-budge t . .
calculations, we assume 0.13 um technology. In our implementation of C-SBGT. we also consider maximumfanout FF sharing. We demonstrate two experimental results. W e u s e Crjt(e)-' as the a, in (EQ20) for werghting, and o;r new C , is expressed in (EQ22). We observe that the FFs count reaches the minimum for the area-weight of 2. Then, the FF count is in the range of 490-507. The reason that this graph is not a monotone decreasing function is that in the second step of min-area budgeting, the algorithm transforming a continuously retimed circuit into a discretely retimed one does not guarantee optimality. However, the result in this figure demonstrates that the heuristic is reasonable. p , set lo 0, 1 and 2 in (EQ19) and using the criticality computed as explained in section 4. To compute criticality we run the initial budgeting first with p set to 0. Then we run the second round budgeting with 0 equal to the value we want.
Comparing the min
The column a w l under NC shows the result when we apply area-weight 1 and set the Criticality of every edge to the same value.
The results show that the timing is best for area-weight 1 and Using Criticality. The timing of awl and aw2 are all better than those obtained from TSB. The improvement is 12% and 9%. respectively. As the area-weight becomes larger, the FF number decreases,.showing that the min-area goal is effective. When aw is 1, the FF number decreases by 8% compared to awO. When aw is 2, the FF number decreases by 16%. The timing with net criticality is better than without it. The NC column shows that when we do not use sequential net criticality and set aw to I , the timing improvement is only 1%.
On the other hand, when using criticality (see column six) the improvement is 12%. Note that although we use delay budgeting. the resulting clock periods for placed circuits could still be different, because delay budgets only constrain the net-delay upper bounds. The real net delay could be smaller than the budget assigned. Besides, since we use a simpler timing model, after routing, the .placer will perform a more sophisticated timing calculation. This also leads to differences between the assigned budgeting-based clock period with the final clock period. Also note that the results for the benchmark rseng are different here from those in section 5.1. This is because we use a different placement.
CONCLUSION
In this paper, we have considered min-area budgeting using the concept of c-retiming. Our new formulation not only can optimize the budgeting, but also minimize the area. We analyze the relationship between the previously proposed timing-aware sequential budgeting [9] and c-retiming. We derive the Arrival-time-based c-retiming ( A CRet) considering net delay and FF delay. Our experimental results show that we can achieve a good trade-off between budgeting and area minimization, and we can also improve the previous sequential budgeting results by 12%.
